

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address CommissionER FOR PATENTS P.O. Bok 1850 Alexandia, Virginia 22313-1450

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/799,852	03/12/2004	Isamu Miyanishi	2271/71532	2074	
7:	590 03/06/2006		EXAMINER		
Ivan S. Kavrukov, Esq.			ZAMAN, F	ZAMAN, FAISAL M	
Cooper & Dunham LLP 1185 Avenue of the Americas New York, NY 10036			ART UNIT	PAPER NUMBER	
			2112		
			DATE MAILED: 03/06/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)			
	10/799,852	MIYANISHI ET AL.			
Office Action Summary	Examiner	Art Unit			
	Faisal Zaman	2112			
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tirr vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 26 Ja		•			
	,—				
Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims					
4)⊠ Claim(s) <u>1-20</u> is/are pending in the application.					
4a) Of the above claim(s) is/are withdrawn from consideration.					
5) Claim(s) is/are allowed.					
6)⊠ Claim(s) <u>1-20</u> is/are rejected.					
7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/or	r election requirement.				
Application Papers					
9) The specification is objected to by the Examine	r.				
10)⊠ The drawing(s) filed on <u>12 March 2004</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.					
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).					
11)☐ The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.			
Priority under 35 U.S.C. § 119					
 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list 	s have been received. s have been received in Application ity documents have been received (PCT Rule 17.2(a)).	on No ed in this National Stage			
Attachment(s) 1) Notice of References Cited (PTO-892)	4) 🔲 Interview Summary	(PTO-413)			
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Da	ate			
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	Notice of Informal P Other:	atent Application (PTO-152)			

Application/Control Number: 10/799,852 Page 2

Art Unit: 2112

DETAILED ACTION

Response to Arguments

1. Applicant's arguments, see pages 11-17, filed 1/26/2006, with respect to the rejection(s) of Claims 1 and 10 under 35 USC 103(a) and Claim 19 under 35 USC 102(e) have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Kasebayashi et al. (U.S. Patent No. 5,758,191), Tsuda et al. (U.S. Patent No. 6,799,242), Yamada et al. (U.S. Patent No. 6,470,439), and Chuang et al. (U.S. Patent No. 6,502,159).

Claim Objections

2. Claim 19 is objected to because of the following informalities:

In line 22-23, replace "the buffering circuit clock" to --the buffering circuit **b**lock--. Appropriate correction is required.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 4. Claims 1 and 10 are rejected under 35 U.S.C. 102(b) as being anticipated by Kasebayashi et al. ("Kasebayashi") (U.S. Patent No. 5,758,191).

Regarding Claim 1, Kasebayashi discloses a communications interface apparatus (Figure 2, item 100, Column 4, lines 57-61) comprising:

A register circuit storing data to be transferred to a host computer (Figure 3, item 11, Column 5, lines 46-49);

A first memory storing first information indicating a specific address of the register circuit and representing an access to the communications interface apparatus executed by the host computer for a data transfer (Figure 3, item 12, Column 5, lines 49-52);

A second memory storing second information, sent from the host computer in association with the first information stored in the first memory, to be written into the register circuit at the specific address indicated by the first information stored in the first memory (Figure 3, item 17, Column 6, lines 1-5); and

A control circuit configured to perform an information writing operation for writing the first information into the first memory and the second information into the second memory in chronological order of accesses executed (Figure 3, item 17, Column 6, lines 5-10; although it is not specifically stated in the reference, it is understood that the data reception unit 17 comprises of both a memory and a control circuit since both functions are performed as disclosed in Kasebayashi).

Regarding Claim 10, all the same elements of Claim 1 are listed, but in method form rather than system form. Therefore, the supporting rationale of the rejection to Claim 1 applies equally as well to Claim 10.

Art Unit: 2112

Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 2, 3, 9, 11, 12, and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kasebayashi, in view of Tsuda et al. ("Tsuda") (U.S. Patent No. 6,799,242).

Kasebayashi discloses the communications interface apparatus according to Claim 1 as described above.

Regarding Claim 2 and 3, Kasebayashi discloses wherein the control circuit performs the information writing and reading operation for writing and reading the first information into the first memory and the second information into the second memory in chronological order of accesses executed (Kasebayashi, Figure 3, item 17, Column 6, lines 5-10).

Kasebayashi does not expressly disclose wherein the control circuit performs the information writing operation for writing the first information into the first memory and the second information into the second memory in chronological order of accesses executed, when an operation mode of the communications interface apparatus is changed from a low power consumption mode to a regular operation mode.

In the same field of endeavor (e.g. reading data from a disc for use by a computer), Tsuda discloses wherein a control circuit performs an information writing operation to write a first information into a first memory (Tsuda, Column 8, lines 19-21; ie. TOC transfer command being transferred to memory control circuit 61) and a second information into a second memory in chronological order of accesses executed (Tsuda, Column 8, lines 21-25; ie. TOC data is transferred from SRAM 56 to buffer RAM 7), when an operation mode of the communications interface apparatus is changed from a low power consumption mode to a regular operation mode (Column 8, lines 11-12; ie. sleep mode to normal operational mode).

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have combined Tsuda's teachings of reading data from a disc for use by a computer to the teachings of Kasebayashi, for the purpose of providing a disc apparatus having a reduced power consumption during a sleep mode for greater efficiency in a computing system (see Tsuda, Column 3, lines 28-30). Kasebayashi also provides motivation to combine by stating it is an object of the invention to increase efficiency in a disc apparatus that communicates with a host system (see Kasebayashi, Column 2, lines 18-23).

Regarding Claim 9, the examiner takes Official Notice that the integration of a register circuit, a first and second memory, and a control circuit into a single integrated chip in the type of system disclosed was well-known in the art at the time of the Applicant's invention and the use of it would not change the scope of the invention.

Application/Control Number: 10/799,852 Page 6

Art Unit: 2112

Therefore, it would be obvious to one of ordinary skill in the art to integrate the register circuit, the first and second memories, and the control circuit into a single integrated chip.

Regarding Claim 11, all the same elements of Claim 2 are listed, but in method form rather than system form. Therefore, the supporting rationale of the rejection to Claim 2 applies equally as well to Claim 11.

Regarding Claim 12, all the same elements of Claim 3 are listed, but in method form rather than system form. Therefore, the supporting rationale of the rejection to Claim 3 applies equally as well to Claim 12.

Regarding Claim 18, all the same elements of Claim 9 are listed, but in method form rather than system form. Therefore, the supporting rationale of the rejection to Claim 9 applies equally as well to Claim 18.

Claim Rejections - 35 USC § 103

7. Claims 4-6, and 13-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kasebayashi-Tsuda as applied to Claim 2 above, and further in view of Yamada et al. ("Yamada") (U.S. Patent No. 6,470,439).

Kasebayashi-Tsuda discloses the invention substantially as claimed.

Art Unit: 2112

Regarding Claim 4, Kasebayashi-Tsuda discloses wherein the control circuit conducts the information writing operations with respect to the first and second memories (Kasebayashi, Figure 3, item 12 and item 17, respectively) in synchronism with each other and conducts the information reading operations with respect to the first and second memories in synchronism with each other (Kasebayashi, Column 6, lines 1-5).

In same field of endeavor (e.g. the use of a memory control circuit in controlling memory used in various electronic devices), Yamada teaches the following limitation, which Kasebayashi-Tsuda does not expressly disclose:

Wherein a memory comprises a first-in and first-out memory (Yamada, title, abstract) including a specific number of buffer areas into which data from an external device is written (Yamada, Column 3, lines 18-31).

Accordingly, it would have been obvious to one of ordinary skill in the art at the time of the invention was made to have incorporated Yamada's teachings of the use of a memory control circuit in controlling memory used in various electronic devices with the teachings of Kasebayashi-Tsuda, for the purpose of providing a FIFO memory control circuit in which the amount of effective data in a memory can be correctly counted so that when the frequencies of a read clock and a write clock are different, data is prevented from being lost by being overwritten, and data is prevented from being read out twice (see Yamada, Column 6, lines 18-22). Kasebayashi-Tsuda provides motivation to combine by stating it is an object of the present invention to have an

efficient system while reducing power consumption in a device during a sleep mode (see Tsuda, Column 3, lines 28-30).

Regarding Claim 5, Yamada discloses the following, which Kasebayashi-Tsuda does not expressly disclose:

Wherein the control circuit accesses the first and second memories in synchronism with a first clock signal for the information writing operation and a second clock signal for the information reading operation (Yamada, Column 3, lines 26-31), and wherein a first frequency of the first clock signal is greater than a second frequency of the second clock signal (Yamada, Column 4, lines 43-52).

The motivation that was utilized in the combination of Claim 4, super, applies equally as well to Claim 5.

Regarding Claim 6, Kasebayashi-Tsuda discloses wherein the control circuit performs the information writing and reading operation for writing and reading the first information into the first memory and the second information into the second memory in chronological order of accesses executed (Kasebayashi, Figure 3, item 17, Column 6, lines 5-10) when an operation mode of the communications interface apparatus is changed from a low power consumption mode to a regular operation mode (Tsuda, Column 8, lines 11-12; ie. sleep mode to normal operational mode).

Kasebayashi-Tsuda does not expressly disclose wherein the information writing and reading operation is performed without buffering the first and second information in

Art Unit: 2112

the first-in and first-out memories in an event that the respective first-in and first-out memories of the first and second memories are in a memory empty state after the first and second information stored in the respective first-in and first-out memories of the first and second memories, respectively, are transferred to the register circuit when the operation mode of the communications interface apparatus is changed from a low power consumption mode to a regular operation mode.

In the same field of endeavor, Yamada teaches wherein data is not written (ie. is not buffered) into a FIFO memory in the event that a FULL signal is sent from the memory control circuit, indicating the FIFO memory is full (Yamada, Column 4, lines 12-22).

The motivation that was utilized in the combination of Claim 4, super, applies equally as well to Claim 6.

Regarding Claim 13, all the same elements of Claim 4 are listed, but in method form rather than system form. Therefore, the supporting rationale of the rejection to Claim 4 applies equally as well to Claim 13.

Regarding Claim 14, all the same elements of Claim 5 are listed, but in method form rather than system form. Therefore, the supporting rationale of the rejection to Claim 5 applies equally as well to Claim 14.

Art Unit: 2112

Regarding Claim 15, all the same elements of Claim 6 are listed, but in method form rather than system form. Therefore, the supporting rationale of the rejection to Claim 6 applies equally as well to Claim 15.

Claim Rejections - 35 USC § 103

8. Claims 7-8, 16-17, and 19-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kasebayashi-Tsuda-Yamada (hereinafter, "KTY") as applied to Claim 4 above in further view of Chuang et al. ("Chuang") (U.S. Patent No. 6,502,159).

KTY discloses the communications interface apparatus according to Claim 6, as described above.

Regarding Claim 7, KTY does not expressly disclose wherein each of the first and second memories comprises a selection circuit configured to select one of (i) a first data path for the first and second information not via the first and second memories and (ii) a second data path for the first and second information via the respective first and second memories, on an exclusive basis according to a control signal from the control circuit and to output corresponding data to the register circuit through the selected one of the first and second data paths.

In the same field of endeavor (e.g. data transfers between a disk drive apparatus and a host computer), Chuang teaches wherein a circuit (Chuang, Figure 2, item 105, Column 4, lines 22-23) comprises a selection circuit (Chuang, Figure 3, item 120, Column 4, lines 36-50) configured to select one of (i) a first data path for information not

Art Unit: 2112

via a memory (Chuang, Table 2, Column 4, lines 26-29) and (ii) a second data path for the information via a memory (Chuang, Table 1, Column 4, lines 23-25), on an exclusive basis according to a control signal from a control circuit (Chuang, Figure 2, item 12, Column 3, lines 56-60) and to output corresponding data to a circuit (Chuang, Figure 3, item 57, Column 3, lines 56-60) through the selected one of the first and second data paths.

Accordingly, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have combined Chuang's teachings of data transfers between a disk drive apparatus and a host computer with the teachings of KTY, for the purpose of greatly reducing system memory usage and bus utilization (see Chuang, Column 3, lines 52-55) and to reduce unnecessary data flow in the system and unnecessary consumption of system resources (see Chuang, Column 3, lines 60-64). KTY also provides motivation to combine by stating it is an object of the invention to increase efficiency in a disc apparatus that communicates with a host system (see Kasebayashi, Column 2, lines 18-23).

Regarding Claim 8, KTY discloses wherein the control circuit comprises:

A data writing circuit block configured to write the first and second information into the first and second memories, respectively, in accordance with an access performed by the host computer (Kasebayashi, Figure 3, item 17, Column 6, lines 5-10);

A data reading circuit block configured to start reading the first and second information from the first and second memories, respectively, upon a time the write

Art Unit: 2112

control circuit block starts writing the first and second information into the first and second memories, respectively (Kasebayashi, Figure 3, item 17, Column 6, lines 5-10);

A status detecting circuit block configured to detect memory statuses of the first-in and first-out memories included in the respective first and second memories and to output a status signal representing the memory statuses detected (Yamada, Column 4, lines 12-22; see combination of Claim 6 above); and

A selection control circuit block configured to control accesses to the respective first and second memories in accordance with a status as to whether the operation mode of the communications interface apparatus is the low power consumption mode and the status signal output from the status detecting circuit block (Yamada, Column 4, lines 12-22 and Tsuda, Column 8, lines 11-12; see combination of Claim 6 above).

KTY does not expressly disclose wherein the selection control circuit block is configured to control the selection circuits included in the respective first and second memories.

In the same field of endeavor, Chuang teaches wherein a selection control circuit block (Chuang, Figure 2, item 105, Column 4, lines 22-23) is configured to control the selection circuit (Chuang, Figure 3, item 120, Column 4, lines 36-50) included in a circuit in accordance with a status from a control circuit (Chuang, Figure 2, item 12, Column 3, lines 56-60).

The motivation used in the combination of Claim 7, super, applies equally as well to Claim 8.

Art Unit: 2112

Regarding Claim 16, all the same elements of Claim 7 are listed, but in method form rather than system form. Therefore, the supporting rationale of the rejection to Claim 7 applies equally as well to Claim 16.

Regarding Claim 17, all the same elements of Claim 8 are listed, but in method form rather than system form. Therefore, the supporting rationale of the rejection to Claim 8 applies equally as well to Claim 17.

Regarding Claim 19, KTY discloses an optical disk drive apparatus, comprising: an optical disk drive mechanism (Tsuda, Figure 1, Column 1, lines 19-23); and an interface circuit for interfacing communications, between the optical disk drive mechanism and a host computer (Kasebayashi, Figure 2, item 105, Column 4, lines 64-66), the interfacing circuit comprising:

an input terminal for receiving data sent from the host computer (Kasebayashi, Figure 2, see connection between items 200 and 105, Column 4, lines 64-66);

a data processor configured to perform a predetermined data processing operation to the data received through the input terminal (Kasebayashi, Figure 2, item 101, Column 4, lines 62-64);

a clock generator configured to generate a clock signal with which the data processor performs the predetermined data processing operation (Tsuda, Figure 7, item 62, Column 8, lines 11-25);

Art Unit: 2112

an operation mode changer configured to control the clock generator to reduce a frequency of the clock signal to a value smaller than a predetermined value to change an operation mode from a regular operation mode to a low power consumption mode (Tsuda, Column 7 line 56 – Column 8 line 10);

a buffering circuit block configured to buffer the data received through the input terminal (Kasebayashi, Figure 3, Column 5 line 36 – Column 6 line 13); and

a selection controller configured to control accesses to the respective first and second memories on an exclusive basis on when the operation mode is changed from the regular operation mode to the low power consumption mode (Yamada, Column 4, lines 12-22 and Tsuda, Column 7, lines 57-60; see combination of Claim 6 above).

KTY does not expressly disclose wherein the buffering circuit block includes:

a first data transfer path configured to transfer the data received through the input terminal to the data processor not via a memory, and

a second data transfer path configured to transfer the data received through the input terminal to the data processor via a memory; and

a path selection controller configured to control the buffering circuit block to select the second data transfer path on an exclusive basis when the operation mode is changed from the regular operation mode to the low power consumption mode.

In the same field of endeavor, Chuang teaches wherein a circuit block includes:

a first data transfer path configured to transfer the data received through an input terminal to a data processor (Chuang, Figure 3, item 57, Column 3, lines 56-60) not via a memory (Chuang, Table 2, Column 4, lines 26-29), and

Art Unit: 2112

a second data transfer path configured to transfer the data received through the input terminal to the data processor via a memory (Chuang, Table 1, Column 4, lines 23-25); and

a path selection controller configured to control the circuit block to select the second data transfer path on an exclusive basis when a control circuit requests it (Chuang, Figure 2, item 12, Column 3, lines 56-60).

The motivation used in the combination of Claim 7, super, applies equally as well to Claim 19.

Regarding Claim 20, Chuang teaches wherein the path selection controller selects one of the first and second data transfer paths for a write operation (Chuang, Column 4, lines 61-64; ie. transmitting data to the system memory or to the MPEG card).

Prior Art of Record

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Lewis et al. (U.S. Patent No. 5,701,417) discloses a method and apparatus for providing initial instructions through a communications interface in a multiple computer system. Mendenhall et al. (U.S. Patent No. 6,341,198) discloses a system for byte packing multiple data channels in an MPEG/DVD system. Van Cruyningen (U.S. Patent No. 6,338,110) discloses partitioning of storage channels using programmable switches. Johnson et al. (U.S. Patent No. 5,832,262) discloses a

Art Unit: 2112

realtime hardware scheduler utilizing processor message passing and queue management cells. Ober (U.S. Patent No. 6,665,802) discloses a power management and control system for microcontroller. Velasco et al. (U.S. Patent No. 6,813,674) discloses a dual-edge FIFO interface. Chu et al. (U.S. Patent Publication No. 2004/0015731) discloses intelligent management of a hard disk drive. Mitchell et al. (U.S. Patent No. 5,987,614) discloses a distributed power management system and method for a computer. Walter et al. (U.S. Patent No. 4,980,857) discloses an operations controller for a fault tolerant multiple node processing system. Hussein (U.S. Patent No. 6,285,521) discloses a disk drive employing power source modulation for reducing power consumption.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Faisal Zaman whose telephone number is 571-272-6495. The examiner can normally be reached on Monday thru Friday, 9 am - 5:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Rehana Perveen can be reached on 571-272-3676. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/799,852 Page 17

Art Unit: 2112

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

fmz

Marks Doney